A 1.8V 12-bit 230-MS/s pipeline ADC in 0.18μm CMOS technology
نویسندگان
چکیده
This paper describes the implementation of a 12-bit 230 MS/s pipelined ADC using a conventional 1.8V, 0.18μm digital CMOS process. Two-stage folded cascode OTA topology is used for improved settling performance. Extreme low-skew (less than 3ps peak-to-peak) chip-level clock distribution is ensured by five-level balanced clock tree, implemented in low swing current-mode logic. The ADC block achieves a peak SFDR of 71.3 dB and 9.26 ENOB at 230 MS/s, with an input signal swing of 1.5Vpp. The measured peak SFDR at 200 MS/s is 78 dB, while the peak SNDR at 200 MS/s is 59.5 dB. The SFDR and SNDR performance exhibits very flat characteristics, maintaining higher than 53 dB SNDR at 230 MS/s and higher than 58 dB SNDR at 200 MS/s, from DC through Nyquist rate input frequencies.
منابع مشابه
A 97mW 110MS/s 12b Pipeline ADC Implemented in 0.18mum Digital CMOS
A 12 bit Pipeline ADC fabricated in a 0.18μm pure digital CMOS technology is presented. Its nominal conversion rate is 110MS/s and the nominal supply voltage is 1.8V. The effective number of bits is 10.4 when a 10MHz input signal with 2VP-P signal swing is applied. The occupied silicon area is 0.86mm and the power consumption equals 97mW. A switched capacitor bias current circuit scale the bias...
متن کاملA 9-Bit, 200MS/s Low Power CMOS Pipeline ADC
This paper describes 9-bit, 200MS/s Pipeline analog to digital converter implemented in 0.18μm CMOS process consuming 48.97mW power from 1.8v supply. To improve the linearity of pipeline ADC is designed which has three stages, 3-bit/stage architecture. Operational transcconductance amplifier is adopted in all pipeline stage to give good power efficiency. The converter is optimized for low volta...
متن کاملDesign of a Low Power, High Speed Analog to Digital Pipelined Converter for CMOS Image Sensors Using 0.18μm CMOS Technology
In this work one presented the design a 3bits, 10MSPS of a low power, high speed analog to digital pipelined Converter for CMOS image sensors. The OTA plays an important role in the ADC, because of its conversion rate and power consumption are limited by the performance of the OTA. The designed ADC in this paper employs parallel pipeline architecture based on Double Buffered S&H Circuit with CM...
متن کاملA 1V 11fJ/Conversion-Step 10bit 10MS/s Asynchronous SAR ADC in 0.18μm CMOS
This paper presents a 10-bit SAR ADC using a variable window function to reduce the unnecessary switching in DAC network. At 10-MS/s and 1-V supply, the ADC consumes only 98 μW and achieves an SNDR of 60.97 dB, resulting in an FOM of 11 fJ/Conversion-step. The prototype is fabricated in a 0.18μm CMOS technology.
متن کاملArea-efficient Low-Power 8-Bit 20-MS/s SAR ADC in 0.18μm CMOS
This paper presents the design results of the prototype IP block of the successive approximation analog-todigital converter (SAR ADC) for implementation by 0.18 um MMRF CMOS technology of UMC (Taiwan). Primarily the ADC unit was designed according to the technical requirements for the readout electronics of the silicon tracking system of the Compressed Baryonic Matter experiment at accelerator ...
متن کامل